Sequence Detector (Mealy Machine-1011) VHDL Code

-

A sequence detector is a sequential circuit that outputs '1' when a particular pattern of bits sequentially arrives at its data input. A sequence detector typically has 1-bit Data Input, CLOCK Input and RESET Input. It generates 1-Bit Output.

In this design, circuit receives input at W, generates output on Z. Every change occurs on Positive clock. The design detects occurrence of '1011' (non-overlapping) in the input sequence and produces output '1' after successfully detecting the sequence.

VHDL Code:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mealy_1011 is
    Port ( W, clk, reset : in  STD_LOGIC;
           z : out  STD_LOGIC);
end Mealy_1011;

architecture Behavioral of Mealy_1011 is
type state_type is (a,b,c,d);
signal Y : state_type;
begin
process(clk,reset)
begin
if(reset ='1') then
Y <= A;
ELSIF(RISING_EDGE(CLK)) THEN
CASE Y IS
WHEN A =>
IF(W='0') THEN
y <= A; z <= '0';
ELSE
Y <= B; z <= '0';
END IF;
WHEN B =>
IF(W='0') THEN
Y <= C; z <= '0';
ELSE
Y <= B; z <= '0';
END IF;
WHEN C =>
IF(W='0') THEN
Y <= A; z <= '0';
ELSE
Y <= D; z <= '0';
END IF;
WHEN D =>
IF(W='0') THEN
Y <= C; z <= '0';
ELSE
Y <= A; z <= '1';
END IF;
END CASE;
END IF;
END PROCESS;
end Behavioral;


Testbench:

  -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
      w <= '1'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '0'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '0'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '0'; wait for clk_period;
w <= '1'; wait for clk_period;
w <= '1'; wait for clk_period;
   end process;

(Only Stimulus process is given here)

Output:


In the above waveform, till 5ns (i.e. till the first active edge, Output is 'Z') then in successive 4 clock cycles (i.e. at 15,25,35 and 45ns) circuit receives data 1011 respectively, thus producing Output Z'=1' at 45 ns which remains valid till next active edge. After this the circuit continues to detect the sequence.


Comments

  1. Srinatha6 January 2023 at 14:04

    All the codes are neatly written and are readable. Very nice Blog.

    ReplyDelete

Post a Comment

Popular posts from this blog

3-to-8 line Decoder VHDL Code (with-select-when)

-
Image
A binary decoder is a combinational logic circuit that converts binary information from the n coded inputs to a maximum of 2^n unique outputs.  VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity decoder38 is     Port ( A : in  STD_LOGIC_VECTOR(2 downto 0);            G1,G2b,G3b : in  STD_LOGIC;            Y : out  STD_LOGIC_VECTOR (7 downto 0)); end decoder38; architecture Behavioral of decoder38 is signal en : std_logic_vector (5 downto 0) ; begin en <= (G1 & G2b & G3b) & A ; with en select  y <= "00000001" when "100000", "00000010" when "100001", "00000100" when "100010", "00001000" when "100011", "00010000" when "100100", "00100000" when "100101", "01000000" when "100110", "10000000" when "100111", "00000000" when others; en...
Read more

4-to-1 Multiplexer (if-else Statement)

-
Image
  The  4-to-1 Multiplexer is used to select between multiple input lines based on select line. The below code is written using  if-else  statement (sequential statement). VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Mux41 is     Port ( i0,i1,i2,i3,s0,s1 : in  STD_LOGIC;            Y : out  STD_LOGIC); end Mux41; architecture Mux41 of Mux41 is begin process(i0,i1,i2,i3,s0,s1) begin if(s1='0' and s0='0') then Y <= i0; elsif(s1='0' and s0='1') then Y <= i1; elsif(s1='1' and s0='0') then Y <= i2; elsif(s1='1' and s0='1') then Y <= i3; else  Y <= 'Z'; end if; end process; end Mux41; Testbench: LIBRARY ieee; USE ieee.std_logic_1164.ALL;   ENTITY mux41_tb IS END mux41_tb;   ARCHITECTURE behavior OF mux41_tb IS      COMPONENT Mux41     PORT(          i0 : IN  std_logic; ...
Read more

1-bit Full Adder (Dataflow & Behavioral Style)

-
Image
The 1-bit Full Adder circuit is used for adding two 1-bit numbers along with carry, if any, and generates two outputs viz. Sum and Carry. VHDL Code: (Dataflow) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity FA_DF is     Port ( A,B,Cin : in  STD_LOGIC;            Sum,Carry : out  STD_LOGIC); end FA_DF; architecture Behavioral of FA_DF is begin Sum <= A xor B xor Cin; Carry <= (A and B) or (B and Cin) or (A and Cin); end Behavioral; VHDL Code: (Behavioral) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity FA_DF is     Port ( A,B,Cin : in  STD_LOGIC;            Sum,Carry : out  STD_LOGIC); end FA_DF; architecture Behavioral of FA_DF is begin process(A,B,Cin) begin if(A='0' and B='0' and Cin='0') then Sum <= '0'; Carry <='0'; elsif(A='0' and B='0' and Cin='1') then Sum <= '1'; Carry <='0'; elsif(A='0' and B='1' and Cin='0') then Su...
Read more