Up-Down Counter VHDL Code

-

In digital design, a counter is a device which stores the number of times a particular event has occurred, often with respect to a clock signal. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines representing the count. The values on the output lines represent a number in the binary or BCD number system. Each pulse applied to the clock input increments or decrements the number in the counter.

VHDL Code:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity U_DCOUNTER is
    Port ( RESET : in  STD_LOGIC;
           U_D : in  STD_LOGIC;
           CLK : in  STD_LOGIC;
           Cout : out  STD_LOGIC_VECTOR (3 downto 0));
end U_DCOUNTER;
architecture U_DCOUNTER of U_DCOUNTER is
begin
process(CLK,RESET)
variable temp:STD_LOGIC_VECTOR (3 downto 0):="0000";
begin
if (RESET='1')then
temp:="0000";
elsif(CLK'event and CLK='1')then
if(U_D='1')then
temp:=temp+1;
else
temp:=temp-1;
end if;
end if;
Cout<=temp;
end process;
end U_DCOUNTER;



Testbench:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY Up_dn_count_tb IS
END Up_dn_count_tb;
 
ARCHITECTURE behavior OF Up_dn_count_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT U_DCOUNTER
    PORT(
         RESET : IN  std_logic;
         U_D : IN  std_logic;
         CLK : IN  std_logic;
         Cout : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal RESET : std_logic := '0';
   signal U_D : std_logic := '0';
   signal CLK : std_logic := '0';

  --Outputs
   signal Cout : std_logic_vector(3 downto 0);

   -- Clock period definitions
   constant CLK_period : time := 10 ns;
 
BEGIN
 
-- Instantiate the Unit Under Test (UUT)
   uut: U_DCOUNTER PORT MAP (
          RESET => RESET,
          U_D => U_D,
          CLK => CLK,
          Cout => Cout
        );

   -- Clock process definitions
   CLK_process :process
   begin
CLK <= '0';
wait for CLK_period/2;
CLK <= '1';
wait for CLK_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin
reset <='1'; wait for 25 ns;
reset <= '0'; wait for 100 ns;
      U_D <= '1'; wait for 100 ns;
   end process;
END;


Output:


Up to 25 ns, reset signal is active and output will remain Zero. After that, till 125 ns, U_D ='0' thus the circuit is in down count mode. At 125ns U_D='1', will force the design to start up counting.


The above code is tested on Xilinx ISE Design Suite 14.7 Webpack.
It is intended only for educational purpose.

Comments

Post a Comment

Popular posts from this blog

Shift Register (Parallel-In-Serial-Out) VHDL Code

-
Image
In PISO type shift register, the data is given as input to all the flip-flops at the same time (simultaneously), and the circuit will produce the serial output. In the VHDL Code Pin: Parallel Input CLR: clear input (or RESET input) CLK: clock input L_S: Load/Shift signal, used to control whether to load the Shift register with new data on Pin (i.e. L_S='1')  or to shift the existing data in the Shift register (i.e. L_S='0'). Sout: Output Signal VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Left_SR is     Port ( Pin : in  STD_LOGIC_VECTOR (7 downto 0);            clr, clk, L_S : in  STD_LOGIC;            sout : out  STD_LOGIC); end Left_SR; architecture Behavioral of Left_SR is signal temp: std_logic_vector(7 downto 0); begin process(clk,clr) begin if(clr='1') then temp <= "00000000"; elsif (clk'event and clk='1') then if(L_S='1') then temp <=...
Read more

Half Adder (Behavioral Style)

-
Image
The Half Adder circuit in Digital Electronics is used to add two 1-bit numbers and the circuit generates Sum and Carry as the outputs of this operation. VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity HA_behav is     Port ( A,B : in  STD_LOGIC;            Sum,Carry : out  STD_LOGIC); end HA_behav; architecture Behavioral of HA_behav is begin process(A,B) begin if(A='0' and B='0') then Sum <= '0'; Carry <= '0'; elsif(A='1' and B='1') then Sum <= '0'; Carry <= '1'; else Sum <= '1'; Carry <= '0'; end if; end process; end Behavioral; Testbench: LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY HA_behav_tb IS END HA_behav_tb;   ARCHITECTURE behavior OF HA_behav_tb IS      COMPONENT HA_behav     PORT(          A : IN  std_logic;          B : IN  std_logic;         ...
Read more

8-TO-1 Multiplexer VHDL Code (Structural Style)

-
Image
In electronics Multiplexer (also called MUX) is a circuit that has several inputs and one output line. The output depends on the select line input signal. In the following example the 8-to-1 MUX is written in structural modelling style while the components which are used in design are written with behavioral style. (4-to-1 MUX is written using sequential statement case-when while 2-to-1 MUX is written using concurrent statement when-else .) VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Mux_81 is     Port ( D : in  STD_LOGIC_VECTOR (7 downto 0);            S : in  STD_LOGIC_VECTOR (2 downto 0);            Y : out  STD_LOGIC); end Mux_81; architecture Behavioral of Mux_81 is signal y1,y2 : std_logic; component Mux_41 is port(I : in std_logic_vector(3 downto 0); S : in std_logic_vector(1 downto 0); Y : out std_logic); end component; component Mux_21 is port (I0,I1,S : in std_...
Read more