Full Subtractor

-

1-bit Full subtractor circuit is used to subtract two 1-bit numbers along with borrow, if any, and generates outputs Difference and Borrow.

VHDL Code:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FS is
    Port ( D_1 : in  STD_LOGIC;
           D_2 : in  STD_LOGIC;
           Bin : in  STD_LOGIC;
           Bout : out  STD_LOGIC;
           Dout : out  STD_LOGIC);
end FS;
architecture structural of FS is
signal d1,b1,b2: std_logic;
component HS is
port(A,B : in std_logic;
diff, borrow: out std_logic);
end component;
begin
HS1 : HS port map(A =>D_1,B=>D_2,diff=>d1,borrow=>b1);
HS2 : HS port map(A =>d1,B=>Bin,diff=>Dout,borrow=>b2);
Bout <= b1 or b2;
end structural;

VHDL Code for component:

Component Half subtractor is written in behavioral style modelling.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity HS is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           Diff : out  STD_LOGIC;
           Borrow : out  STD_LOGIC);
end HS;
architecture Behavioral of HS is
begin
process(A,B)
begin
if(a='0' and b='1') then
Diff <= '1'; Borrow <= '1';
elsif (a='1' and b='0') then 
Diff <= '1'; Borrow <= '0';
else
Diff <= '0'; Borrow <= '0';
end if;
end process;
end Behavioral;

Testbench:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
  
ENTITY FS_tb IS
END FS_tb;
 
ARCHITECTURE behavior OF FS_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT FS
    PORT(
         D_1 : IN  std_logic;
         D_2 : IN  std_logic;
         Bin : IN  std_logic;
         Bout : OUT  std_logic;
         Dout : OUT  std_logic
        );
    END COMPONENT;
    
   --Inputs
   signal D_1 : std_logic := '0';
   signal D_2 : std_logic := '0';
   signal Bin : std_logic := '0';
  --Outputs
   signal Bout : std_logic;
   signal Dout : std_logic;
 
BEGIN
 
-- Instantiate the Unit Under Test (UUT)
   uut: FS PORT MAP (
          D_1 => D_1,
          D_2 => D_2,
          Bin => Bin,
          Bout => Bout,
          Dout => Dout
        );

   -- Stimulus process
   stim_proc: process(D_1,D_2,Bin)
   begin
      -- hold reset state for 100 ns.
     D_1 <= not D_1 after 80 ns;
D_2 <= not D_2 after 40 ns;
Bin <= not Bin after 20 ns;
   end process;
END;


Output:


The above code is tested on Xilinx ISE Design Suite 14.7 Webpack.
It is intended only for educational purpose.


Comments

Post a Comment

Popular posts from this blog

3-to-8 line Decoder VHDL Code (with-select-when)

-
Image
A binary decoder is a combinational logic circuit that converts binary information from the n coded inputs to a maximum of 2^n unique outputs.  VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity decoder38 is     Port ( A : in  STD_LOGIC_VECTOR(2 downto 0);            G1,G2b,G3b : in  STD_LOGIC;            Y : out  STD_LOGIC_VECTOR (7 downto 0)); end decoder38; architecture Behavioral of decoder38 is signal en : std_logic_vector (5 downto 0) ; begin en <= (G1 & G2b & G3b) & A ; with en select  y <= "00000001" when "100000", "00000010" when "100001", "00000100" when "100010", "00001000" when "100011", "00010000" when "100100", "00100000" when "100101", "01000000" when "100110", "10000000" when "100111", "00000000" when others; en...
Read more

4-to-1 Multiplexer (if-else Statement)

-
Image
  The  4-to-1 Multiplexer is used to select between multiple input lines based on select line. The below code is written using  if-else  statement (sequential statement). VHDL Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Mux41 is     Port ( i0,i1,i2,i3,s0,s1 : in  STD_LOGIC;            Y : out  STD_LOGIC); end Mux41; architecture Mux41 of Mux41 is begin process(i0,i1,i2,i3,s0,s1) begin if(s1='0' and s0='0') then Y <= i0; elsif(s1='0' and s0='1') then Y <= i1; elsif(s1='1' and s0='0') then Y <= i2; elsif(s1='1' and s0='1') then Y <= i3; else  Y <= 'Z'; end if; end process; end Mux41; Testbench: LIBRARY ieee; USE ieee.std_logic_1164.ALL;   ENTITY mux41_tb IS END mux41_tb;   ARCHITECTURE behavior OF mux41_tb IS      COMPONENT Mux41     PORT(          i0 : IN  std_logic; ...
Read more

1-bit Full Adder (Dataflow & Behavioral Style)

-
Image
The 1-bit Full Adder circuit is used for adding two 1-bit numbers along with carry, if any, and generates two outputs viz. Sum and Carry. VHDL Code: (Dataflow) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity FA_DF is     Port ( A,B,Cin : in  STD_LOGIC;            Sum,Carry : out  STD_LOGIC); end FA_DF; architecture Behavioral of FA_DF is begin Sum <= A xor B xor Cin; Carry <= (A and B) or (B and Cin) or (A and Cin); end Behavioral; VHDL Code: (Behavioral) library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity FA_DF is     Port ( A,B,Cin : in  STD_LOGIC;            Sum,Carry : out  STD_LOGIC); end FA_DF; architecture Behavioral of FA_DF is begin process(A,B,Cin) begin if(A='0' and B='0' and Cin='0') then Sum <= '0'; Carry <='0'; elsif(A='0' and B='0' and Cin='1') then Sum <= '1'; Carry <='0'; elsif(A='0' and B='1' and Cin='0') then Su...
Read more